

PAGE 1 PROC14/LIB:DRO.MLTI

MICRO-PROCESSOR MULTIPOINT COMM SUPPORT - HJS -  
SATURDAY, AUGUST 7, 1982 -- 3:49:47 PM

07AUG82 15:52

UNIVERSAL ASSEMBLER VERSION 3.1 FEBRUARY 29, 1980 (IN-HOUSE)

C O N F I D E N T I A L   P R O P R I E T A R Y   I N F O R M A T I O N

THIS ITEM IS THE PROPERTY OF DATAPoint CORPORATION, SAN ANTONIO, TEXAS, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS ITEM MAY NOT BE TRANSFERRED FROM THE CUSTODY OR CONTROL OF DATAPoint EXCEPT AS AUTHORIZED BY DATAPoint AND THEN ONLY BY WAY OF LOAN FOR LIMITED PURPOSES. IT MUST NOT BE REPRODUCED IN WHOLE OR IN PART AND MUST BE RETURNED TO DATAPoint UPON REQUEST AND IN ALL EVENTS UPON COMPLETION OF THE PURPOSE OF THE LOAN.

NEITHER THIS ITEM NOR THE INFORMATION IT CONTAINS MAY BE USED OR DISCLOSED TO PERSONS NOT HAVING A NEED FOR SUCH USE OR DISCLOSURE CONSISTENT WITH THE PURPOSE OF THE LOAN, WITHOUT THE PRIOR WRITTEN CONSENT OF DATAPoint.

COMMAND LINE WAS: SNAP3 PROC14.MLTI,,,PROC14;GBQPLX

INCLUSION A: PROCINC/TXT:DRO  
INCLUSION B: PROC14/LIB:DRO.PMACMIC  
INCLUSION C: PROC14/LIB:DRO.GMACROZ  
INCLUSION D: PROC14/LIB:DRO.PROCEQUS  
INCLUSION E: PROC14/LIB:DRO.BDEF1800  
INCLUSION F: PROC14/LIB:DRO.MDEF1800  
INCLUSION G: PROC14/LIB:DRO.PORTEQUS  
INCLUSION H: PROC14/LIB:DRO.PORTASGN  
INCLUSION I: PROC14/LIB:DRO.PROCP4

D 20.A

CAPIVS EQU 0

INVERTED DISPLAY SCREEN VERSION \*\*NEW\*\*

\*\*\* ERRORS: D

PROGRAM NAME: MLTI

PROGRAM ADDRESS BLOCKS:	0.10000	/ABSOLUTE/	SIZE=000000	(ABS)
	167400	/SYSIVR/	SIZE=000400	(ABS)
	170000	/SYSROM/	SIZE=000047	(ABS)
	006000	/CDOXL/	SIZE=001000	(ABS)
	000000	/CDOXP/	SIZE=002000	(REL)

EXTERNAL DEFINITIONS:

COMMI	006000	COMM'R	006114	RCVMRK	006202	INPUT	006462
PIN	006477	EXADR	006512	EXSTAT	006546	EXDATA	006563
OUTPUT	006600	EXWRITE	006600	EXMOUT	006610	EXCOM3	006634
EXCOM1	006665	EXCOM2	006724	EXCOM4	006724		

DATAPoint CONFIDENTIAL INFORMATION - SEE PAGE 1

PAGE 2 PROC14/LIB:DRO.MLT1

MICRO-PROCESSOR MULTIPORT COMM SUPPORT - HJS -  
SATURDAY, AUGUST 7, 1982 -- 3:49:47 PM

07AUG82 15:52

EXTERNAL REFERENCES (UNDEFINED SYMBOLS):

SRVNXT FETCHI FETCH FETCHW SCLSTW IVIOLS MEMPF\$

UNUSED LABELS:

PSWND

DATAPoint CONFIDENTIAL INFORMATION - SEE PAGE 1

PAGE 3 PROC14/LIB:DRO.MLT1

MICRO-PROCESSOR MULTIPORT COMM SUPPORT - HJS -  
SATURDAY, AUGUST 7, 1982 -- 3:49:47 PM 07AUG82 15:52

- 1.
- 2. • 2.14.I HJS 82 AUG 7 CONVERSION TO NEW MULTI-PORT CODE
- 3. • 2.14.G HJS 80 FEB 26 LAST BUG FOUND (I HOPE) - SET RINGING
- 4. • 2.14.F HJS 80 JAN 16 CONVERT TO FINAL SYSTEM
- 5. • 2.14.E HJS 79 OCT 16 SETUP FOR FIRST TEST RUN
- 6. • 2.14.D HJS 79 AUG 30 START TO ADD USER INST. INTERFACE
- 7. • 2.14.C HJS 79 AUG 20 SELECT SECOND GENERATION CODE
- 8. • 2.14.B HJS 79 AUG 14 TRY SECOND GENERATION TRANSMITTER
- 9. • 2.14.A HJS 79 JULY 31 START GENERATION OF IMA
- 10. • INTERNAL MULTIPORT ADAPTER
- 11. • (INTERNAL RIM ALSO USES 2.14.A TO G)
- 12.
- 13. \*

INC PROCINC

DATAPoint CONFIDENTIAL INFORMATION - SEE PAGE 1

PAGE 4 PROC14/LIB:DRO.MLTI

MICRO-PROCESSOR MULTIPORT COMM SUPPORT - HJS - 07AUG82 15:52  
• UNDEFINED UNUSED PORTS, SUBS, & BITS

14.A SNAPOPT X  
15.A \* TYPE EQU 4 DEFINE VERSION OF MACHINE TO BE ASSEMBLED  
16.A INC PROC14.PORTASGN PORT ASSIGNMENT DISPLAY

## DATAPoint CONFIDENTIAL INFORMATION - SEE PAGE 1

PAGE 5 PROC14/LIB:DRO.MLTI

MICRO-PROCESSOR MULTIPOINT COMM SUPPORT - HJS - 07AUG82 15:52  
 • THE PORT ASSIGNMENTS, ORGANIZED BY PORT - SUPPORT NUMBER IN IN/OUT PAIRS

3.H	*
4.H	• PORT
5.H	• SUB 0 1 2 3 4 5 6 7
6.H	• 0 O LIREG LIMP BASW MODW STW LUF LUCF
7.H	• 0 I MODIN INBUS MIFIN SDLCIN ACUIN
8.H	• 0 O IIIMP DIMP COMF CHUF IMAR DMAR
9.H	• 10 I
10.H	• 1 O OTBUS MDW LSPKR SDLCOT ACUOT SDLCMD MIFADR MIFDAT
11.H	• 0 I SRVREQ STATUS IDCODL IDCODH UCFLG MDR STEK
12.H	• 1 O MIFSTB MIFIAK MIFSTB2 SINS SIOD CSRF CSTF SOTS
13.H	• 10 I
14.H	• 2 O LDCH LDMAP SKCH SDLM KBSC RDLM CMPF SMR
15.H	• 0 I KBDD SNID
16.H	• 3 O URFO I
17.H	• 4 O URO (MR2XXL) I MARIL
18.H	• 5 O URO (MR2XXH) I MARIH
19.H	• 6 O MAROL (XX2MRL) I URI
20.H	• 7 O MAROH (XX2MRH) I URI
21.H	•
22.H	•
23.H	•
24.H	•
25.H	•
26.H	•
27.H	•
28.H	•
29.H	•
30.H	•
31.H	•
32.H	•
33.H	•
34.H	•
35.H	•
36.H	•
37.H	•
38.H	• USER IO PORTS 4-7
39.H	• REGS 0 URA URB URC URD URE URH URL URX
40.H	• 10 PCH PCL SPH SPL PSW I35 I02 IMP
41.H	*
42.H	• SUBITS 0 1 2 3 4 5 6 7
43.H	•
44.H	• SRVREQ: SCPMEM SCMBUS SCSDLCT SCDSPLN SCONMS SCHUMS
45.H	•
46.H	• STATUS: STUSCF STI0DR STPFIN STPFOU STKBKC STKBNS STKBRDY STBOTLN
47.H	•
48.H	• MODW: SWINTE SWBASD SWUSER SWSTDY SWRPT SWALBT
49.H	•
50.H	• STEK: STLA STLW STLSP
51.H	•

DATAPoint CONFIDENTIAL INFORMATION - SEE PAGE 1

PAGE 6 PROC14/LIB:DRO.MLTI

MICRO-PROCESSOR MULTIPORT COMM SUPPORT - HJS - 07AUG82 15:52

• THE PORT ASSIGNMENTS, ORGANIZED BY PORT - SUBPORT NUMBER IN IN/OUT PAIRS

52.H

53.H

54.H

55.H

56.H

57.H

58.H

59.H

60.H

61.H

62.H

63.H

64.H

65.H

66.H

17.A

1.I 000002

2.I 000014

3.I

4.I 000004

5.I

6.I

7.I

8.I

9.I

10.I

11.I

\*

• JUMP INPUT CONDITION CODES ARE:

• .SELECT

0 1 2 3 4 5 6 7

• .CARRY

ZERO

MEMRDY

PARITY

IMPZERO

IMPODD

BUSRDY

TRUE

• .

\*

• DOUBLY NAMED (SUB)PORTS ARE:

• .

• URO

<> MR2XXL

• URO

<> MR2XXH

• MAROL

<> XX2MRL

• MAROH

<> XX2MRH

• .

17.A

INC PROC14.PROCP4

INDIRECT TO PARAMETER FILE

VER EQU 2

1800 - INFO INSTRUCTION PROCESSOR NUMBER

REV EQU 014

INFO INST. MICRO-CODE REVISION NUMBER

• .

4.I

TYPE EQU 4

=0 FOR 1800 PROCESSOR (DISK, ICA)

=1 FOR 1871 PROCESSOR (DISK, ICA, APF/AML)

=2 FOR 3800 PROCESSOR (ICA)

=3 FOR 3802 PROCESSOR (RIM)

=4 FOR 38MP PROCESSOR (IMA)

• .

• .

\*

SNAPOPT X

\*

## DATAPoint CONFIDENTIAL INFORMATION - SEE PAGE 1

PAGE 7 PROC14/LIB:DRO.MLTI

MICRO-PROCESSOR MULTIPORT COMM SUPPORT - HJS - 07AUG82 15:52  
• EXTENDED CONDITIONS, AND SYSTEM REGISTER DEFINITIONS

14.I			
15.I			
16.I			
17.I 020002	MO	EQU F6+2	MEMORY READY
18.I 020003	MP	EQU F6+3	MEMORY FAILURE (OF ANY SORT!)
19.I 020004	IZ	EQU F6+4	IMPLICIT REGISTER ZERO
20.I 020005	IO	EQU F6+5	IMPLICIT REGISTER ODD
21.I 020006	BR	EQU F6+6	BUS READY (MICRO-BUS ONLY)
22.I	*		
23.I	•	CONDITION CODES	
24.I			
25.I 010002	Q	EQU F5+02	NOBODY SHOULD DO WRITE'S TO Q
26.I	*		
27.I 010000	PDLNP	EQU F5+0	DISPLAY LINE POINTER
28.I 010001	KBSCNT	EQU F5+01	KEYBOARD SCAN COUNTER
29.I 010002	SCANSV	EQU F5+02	KEYBOARD SAVED SCAN NUMBER, REPEATED AI
30.I	*		
31.I	•	REGISTER ALLOCATION	
32.I			
33.I 010003	MADR	EQU F5+03	DISKETTE DEVICE ADDRESS
34.I 010004	MBITS	EQU F5+04	DISKETTE I/O CONTROL, FUNCTION & STATUS
35.I 010005	MBSTAT	EQU F5+05	DISKETTE STATE CONTROL LINK REGISTER
36.I 010006	MCRCH	EQU F5+06	DISKETTE CRC GENERATOR STORAGE REG.
37.I 010007	MCRCL	EQU F5+07	DISKETTE CRC GENERATOR STORAGE REG.
38.I 010010	MDSKS	EQU F5+010	DISKETTE HEADER READ SECTOR NUMBER
39.I 010011	MDSKT	EQU F5+011	DISKETTE HEADER READ TRACK NUMBER
40.I 010012	MTRAK	EQU F5+012	DISKETTE USER DESIRED TRACK NUMBER
41.I 010013	MSECT	EQU F5+013	DISKETTE USER DESIRED SECTOR NUMBER
42.I	*		* APF VERSION ABOVE 2 BYTES IN MEMORY *
43.I	*		
44.I	•	HONEYWELL-APF DMA CHANNEL CONTROL REGISTERS	
45.I			
46.I 010013	APFRP	EQU F5+013	APF RECEIVER POINTER LSB
47.I 010014	APFRK	EQU F5+014	APF RECEIVER COUNTER LSB
48.I 010015	APFTP	EQU F5+015	APF TRANSMITTER POINTER LSB
49.I 010016	APFTK	EQU F5+016	APF TRANSMITTER COUNTER LSB
50.I	*		
51.I	•	AUDIO CHANNEL CONTROL REGISTER	
52.I			
53.I 010015	ACD	EQU F5+015	AUDIO CHANNEL ATTEN/VALUE
54.I 010016	ACPL	EQU F5+016	
55.I 010017	ACPH	EQU F5+017	AUDIO CHANNEL CONTROL & MSB POINTER
56.I 010017	ACCTL	EQU ACPH	APF - AUDIO CHANNEL 1 BYTE CONTROL (ACPH & ACCTL SHOULD BE SAME REG.)
57.I	*		

## DATAPoint CONFIDENTIAL INFORMATION - SEE PAGE 1

PAGE 8 PROC14/LIB:DRO.MLTI

MICRO-PROCESSOR MULTIPORT COMM SUPPORT - HJS - 07AUG82 15:52  
• EXTENDED CONDITIONS, AND SYSTEM REGISTER DEFINITIONS

58.I	*		
59.I	• TEMPORARIES - AVAILABLE IN ANY ROUTINE, LOST BETWEEN ROUTINES		
60.I	•		
61.I 030000	LINK	EQU F5+F6+00	SUBROUTINE CALL AND RETURN LINKAGE REGS
62.I 030001	TEMP1	EQU F5+F6+01	PROCESSOR EMULATION TEMPORARIES
63.I 030002	TEMP2	EQU F5+F6+02	
64.I 030001	TEMPH	EQU TEMP1	H & L ONLY FOR DOUBLE H/L MACROS
65.I 030002	TEMPL	EQU TEMP2	
66.I	*		
67.I	• COMMUNICATIONS CHANNEL CONTROL REGISTERS		
68.I	•		
69.I 030003	RSTAT	EQU F5+F6+03	COM RECEIVER STATUS
70.I 030004	RPNTR	EQU F5+F6+04	COM RECEIVER MEMORY POINTER
71.I 030005	RDATA	EQU F5+F6+05	COM RECEIVER DATA
72.I 030006	RCRCH	EQU F5+F6+06	COM RECEIVER CRC GENERATOR STORAGE AREA
73.I 030007	RCRCL	EQU F5+F6+07	COM RECEIVER CRC GENERATOR STORAGE AREA
74.I 030010	UXPNTR	EQU F5+F6+010	USER TRANSMIT BUFFER POINTER
75.I 030011	COMMODE	EQU F5+F6+011	COMMUNICATION MODE CONTROL REGISTER
76.I 030012	URPNTR	EQU F5+F6+012	USER RECEIVE BUFFER POINTER
77.I 030013	XSTAT	EQU F5+F6+013	COM TRANSMITTER STATUS
78.I 030014	XPNTR	EQU F5+F6+014	COM TRANSMITTER MEMORY POINTER
79.I 030015	XDATA	EQU F5+F6+015	COM TRANSMITTER DATA
80.I 030016	XCRCH	EQU F5+F6+016	COM TRANSMITTER CRC GENERATOR STORAGE
81.I 030017	XRCL	EQU F5+F6+017	COM TRANSMITTER CRC GENERATOR STORAGE
82.I	*		
83.I	• INTERNAL MULTI-PORT ADAPTER CONTROL REGISTER		
84.I	•		
85.I	•COMMODE	EQU F5+F6+011!!!	COMMUNICATIONS MODE
86.I 010013	TRNFCN	EQU F5+013	TX CONTROL LINE SHADOW
87.I 030003	TRNCHN	EQU F5+F6+03	TRANSMITTING CHANNEL NUMBER
88.I 030004	TRNDTA	EQU F5+F6+04	TRANSMITTING CHANNEL DATA
89.I 030005	TRNCTL	EQU F5+F6+05	TRANSMITTING CHANNEL CONTROL
90.I 030006	TRNSEL	EQU F5+F6+06	TRANSMITTING CHANNEL SELECTION
91.I 030007	RCVCTL	EQU F5+F6+07	RECEIVER CONTROL REGISTER
92.I 030010	RCH0C	EQU F5+F6+010	
93.I 010014	RCH0D	EQU F5+014	SWAP OUT WITH COMMODE
94.I 030012	RCH1C	EQU F5+F6+012	
95.I 030013	RCH1D	EQU F5+F6+013	
96.I 030014	RCH2C	EQU F5+F6+014	RECEIVER CHANNEL & DATA REGISTERS
97.I 030015	RCH2D	EQU F5+F6+015	
98.I 030016	RCH3C	EQU F5+F6+016	
99.I 030017	RCH3D	EQU F5+F6+017	

## DATAPoint CONFIDENTIAL INFORMATION - SEE PAGE 1

PAGE 9 PROC14/LIB:DRO.MLTI

MICRO-PROCESSOR MULTIPOINT COMM SUPPORT - HJS - 07AUG82 15:52  
• EXTENDED CONDITIONS, AND SYSTEM REGISTER DEFINITIONS

100.I  
 101.I  
 102.I  
 103.I  
 104.I  
 105.I  
 106.I  
 107.I  
 108.I  
 109.I  
 110.I  
 111.I  
 112.I  
 113.I  
 114.I  
 115.I 000000 CAPMICR EQU 0<0 1800 YES 1871 YES 3800 YES 3802 YES 38MP  
 116.I 000002 CAPIMA EQU 1<1 YES  
 117.I 000000 CAPBLUE EQU 0<2 YES  
 118.I 000000 CAPAPF EQU 0<3 YES  
 119.I 000000 CAPDPIO EQU 0<4 YES  
 120.I 000000 CAPRIM EQU 0<5 YES  
 121.I 000100 CAP55IO EQU 1<6 YES YES YES YES  
 122.I 000000 CAPCOM EQU 0<7 YES YES YES YES  
 123.I • \*TYPE\* 0 1 2 3 4  
 124.I  
 125.I 000102 CAPABILI EQU CAPCOM+CAP55IO+CAPRIM+CAPDPIO+CAPAPF+CAPBLUE+CAPIMA+CAPMICR  
 126.I  
 127.I • LOCATION OF THE CODE IN ROMS IS AS FOLLOWS (MSB & LSB OF COURSE)  
 128.I  
 129.I 000000 PROC EQU 00<9 EMULATION SUPPORT CODE IN ROMS 0 & 1  
 130.I 002000 PROD EQU 02<9 EMULATION SUPPORT CODE IN ROMS 2 & 3  
 131.I 004000 FLEX EQU 04<9 MICRO-BUS CODE IN ROMS 4 & 5  
 132.I 006000 CDOX EQU 06<9 COMM TRANSMIT CODE IN ROM 6  
 133.I 007000 CDOR EQU 07<9 COMM RECEIVE CODE IN ROM 7  
 134.I  
 135.I 000000 CAPIVS EQU 0  
 18.A 000111 PRE EQU 'I' RELEASE LEVEL (FINAL IS BINARY ZERO)  
 19.A  
 D 20.A 000000 CAPIVS EQU 0 INVERTED DISPLAY SCREEN VERSION \*\*NEW\*\*  
 21.A \* 0 = NORMAL, 1 = INVERTED (PURE RASTER!)

DATAPPOINT CONFIDENTIAL INFORMATION - SEE PAGE 1

PAGE 10 PROC14/LIB:DRO.MLI

MICRO-PROCESSOR MULTIPORT COMM SUPPORT - HJS - 07AUG82 15:52  
• INTERNAL MULTI-PORT ADAPTER CONTROL DEFINITIONS

```

16.          * IMAADR EQU 0151           ADDRESS OF THE 9462 BEING REPLACED
17. 000151
18.
19.          * CPU DATA      LOGICAL      "1"       "0"
20.          * RS232C/RS363  DEFINES      MARK, -VE SPACE, +VE
21.          * TRANSMITTER   (4800 BAUD)  MARK      SPACE
22.          * RECEIVER!!!!  ( 300 BAUD)  SPACE, TC MARK, FC
23.          * ** NOTE: RECEIVER INVERSION ** (ACUIN LINES INVERTED ON INPUT!)
24.          *
25.          * RECEIVER TRANSITION (x) & SAMPLE (V) POINTS
26.          * ...x= = = =V= = = =x= = = =V= = = =x= = = =V= = = =x= = = =V= = = =x...
27.          * CLOCK:    0 1 2 3 4 5 6 7 0 1 2 3 4 5 6 7 0 1 2 3 4 5 6 7 0 1 2 3 4 5 6 7
28.          *           |-----| DELTA/2           |---DELTA = 8---|
29.
30. 000010          DELTA   EQU 8           DELAY COUNT SAMPLE INTERVAL
31. 000140          TCOUNT  EQU 16-8-2<4     8 DATA & 2 STOP BITS IN THE 4 BIT COUNTER
32.
33.          * CONTROL REGISTERS INTERNAL DEFINITIONS:
34.          * RCVCTL      3'2'1'0'3 2 1 0 0..3 RECEIVER READY (WIH DATA)
35.          *           0'..3'  RECEIVER ERROR BITS (BREAK!)
36.          * TRNCTL       Z Z Z Z 3 2 1 0 0..3 TRANSMITTER READY STATUS
37.          *           ZZZZ ALWAYS ZERO
38.          * TRNSEL        K K K K 3 2 1 0 0..3 TRANSMITTER PORT SELECTED FOR OUTPUT
39.          *           KKKK COUNTER OF BITS GOING OUT
40.          * TRNCHN       Z Z Z Z 3 2 1 0 0..3 TRANSMITTER CHANNEL DATA (SPACE/MARK)
41.          * TRNDA & RCHXD D D D D D D D D DATA BEING SHIFTED OUT AND IN
42.          * RCHXC        ^ U U U U U U U U MICRO-ADDRESS FOR RECEIVER CONTROL
43.          *           X^ & X^ X VARIES FROM 0 TO 3 (PER CHANNEL REGS)
44.          * TRNCTL & TRNCHN          NOTE: ONLY 1 BIT MAY BE SET (1 CHANNEL)
45.          * TRNFCN       A X X 2 3 X 1 0 0..3 TRANSMITTER DTR
46.          *           A = 1 WHEN MULTIPORT COMES ALIVE
47.
48.          * COMMODE       Z Z E X 3 2 1 0 Z  ALWAYS ZERO ** ONLY 1 BIT MAY BE 1**
49. 000040          COMMNPS  EQU B5
50. 000020          COMMNXP  EQU B4
51. 000017          COMMPTS EQU B3+B2+B1+B0 3..0 EX ADR & EX COM3 SELECTED PORT
52.
53.          * INTERNAL MULTIPORT ALLOCATION OF COMMAND STROBES ON AVAILABLE CONTROL BITS
54.
55.          * ACUIN         0 0 5 4 3 2 1 0 3..0 RECEIVER DATA FOR CHANNEL 3..0
56.          *           4  RECEIVER 2 CLEAR TO SEND (DSR/CD...)
57.          *           5  RECEIVER 3 CLEAR TO SEND (DSR/CD...)
58.          * MODIN         0 6 1 4 1 0 0 0 1'S MASTER CD & CTS MUST BE ONE'S
59.          *           4  RECEIVER 0 CLEAR TO SEND (DSR/CD...)
60.          *           6  RECEIVER 1 CLEAR TO SEND (DSR/CD...)
61.          * MODOUT        X X X 0 3 X 1 1 1'S MASTER DTR & RTS MUST BE ONE'S
62.          *           3  (NEW SYNC) CAN BE ANYTHING
63.          *           0  MASTER SET BRAKE MUST BE ZERO
64.          * ACUOT          X X 5 4 3 2 1 0 3..0 TRANSMITTER OUTPUT FOR CHANNEL 3..0
65.          *           4  (DIGIT PRESENT = 0)
66.          *           5  (CALL REQUEST = 0)
67.          * SDLCIN        ? ? ? ? ? ? ? 0 0  MASTER RECEIVE DATA (IGNORED)

```

## DATAPoint CONFIDENTIAL INFORMATION - SEE PAGE 1

PAGE 11 PROC14/LIB:DRO.MLTI

MICRO-PROCESSOR MULTIPORT COMM SUPPORT - HJS - 07AUG82 15:52  
• INTERNAL MULTI-PORT ADAPTER CONTROL DEFINITIONS

68.	• SDLCOT	X X X X X X X 0	0	MASTER TRANS. (MATCHES CHANNEL 0)
69.	• SDLCMD	X X X 2 3 X 1 0	3..0	DTR FOR CHANNELS 3..0
70.				
71.	000350	IMASTS EQU	B7+B6+B5+B3	DSR(7) & CD(6) & RD(5) & CTS(3) FOR 9462
72.	*			
73.	.MACRO.	MACRO		1450 NSEC
74.	.MACRO.	RECEIVE	CHN	
75.	.MACRO.	BAL	LINK,RCHICHNIEND	SET RETURN ADDRESS FOR ROUTINE CALL
76.	.MACRO.	LDRI	TEMP2,CHN	SET CHANNEL NUMBER FOR THE ROUTINE
77.	.MACRO.	LDRR	TEMP1,RCHICHNID,CC	LOAD CHANNEL DATA FOR CHANNEL IN USE
78.	.MACRO.	DOTPI	,ND,ACUIN,1<CHN	GET CHANNEL'S MARK/SPACE BIT
79.	.MACRO.	DOTI	,AC,0377	SET CARRY ON MARK!
80.	.MACRO.	BRR	RCHICHNIC	GO TO THE CONTROL ROUTINE
81.	.MACRO.	RCHICHNIEND BAS	RCHICHNIC	SAVE THE STATE FOR NEXT TIME
82.	.MACRO.	LDRR	RCHICHNID,TEMPI	SAVE THE NEW DATA TOO
83.	.MACRO.	MEND		
84.				
85.	.MACRO.	MACRO		850 NSEC WORST CASE
86.	.MACRO.	BIT2ADR	ADDRESS	
87.	.MACRO.	TSTIT	,014	
88.	.MACRO.	BRA	BITOK,TZ	WAS 0001(1) OR 0010(2) - LEAVE AS IS
89.	.MACRO.	DOTI	,SB,1	
90.	.MACRO.	TSTIT	,014	
91.	.MACRO.	BRA	BITOK,TZ	WAS 0100 - CHANGED TO 0011(3)
92.	.MACRO.	LDTI	4	WAS 1000 - CHANGED TO 0100(4)
93.	.MACRO.	DOPI	MAROL,AC,ADDRESS	NOW INDEX INTO MEMORY BY BIT POSITION
94.	.MACRO.	MEND		
95.				

## DATAPoint CONFIDENTIAL INFORMATION - SEE PAGE 1

PAGE 12 PROC14/LIB:DRO.MLTI

MICRO-PROCESSOR MULTIPORT COMM SUPPORT - HJS - 07AUG82 15:52  
• INTERNAL MULTI-PORT ADAPTER RECEIVER/TRANSMITTER CHANNEL OPERATING CODE

98.		*			
99.	006000	CDOXL	ORG	CDOX	
100.	000000	CDOXP	ORG	0	
101.	006000	CDOXL	USE	CDOXL	
102.	000000	CDOXP	USE	CDOXP	
103.	006000L	CDOXP	LOC	CDOXL,2	
104.		*			
105.	006000L	COMMT:		!!ALL TIMINGS WORST CASE !!	
106.		• 400			
107.	006000L 01110001 10110110	LDTR	TRNSEL,CC	CHANNELS ALIVE?	
108.	006001L 11000011 11000101	BRA	SENANY,TZ	IF NONE, TRY SOME	
109.	006002L 01000101 11110000	TSTIT	,0360	AT THE START?	
110.	006003L 11000010 11100000	BRA	SENDTA,FZ	NO, JUST DO NEXT DATA BIT	
111.		• SENSTRT			
112.		• 2400			
113.	006004L 11000100 11111011	MWAIT	,MEMPF6		
	006005L 11010111 00010001	•	LDTR	TRNSEL,CC	CONVERT BIT TO NUMBER
114.	006006L 01000101 00001100	BIT2ADR	SVCTRNL-1	GET TRANSMITTER DATA BYTE (ORIGIN 1 FIX)	
115.	006007L 11000011 11110011				
	006010L 01010100 00000001				
	006011L 01000101 00001100				
	006012L 11000011 11110011				
	006013L 01010001 00000100				
	006014L 01010010 01010111				
	006015L 00110111 11000000				
116.	006016L 01010001 11101111	LDPI	MAROH,SVCTRNL>8	MSB OF DATA ADDRESS	
	006017L 00110111 11100000				
117.	006020L 00110001 11011100	DOPIP	MODW,ND,-1-SWUSER,PSWI		
	006021L 01010101 11111011				
	006022L 00110111 00000100				
118.	006023L 00110111 01000111	STB	SMR		
119.	006024L 01110001 10110110	DORIR	TRNSEL,OR,TCOUNT,TRNSEL,CC	INIT COUNTER WITH 2 STOP BITS	
	006025L 01010011 01100000				
	006026L 01101111 11110110				
120.	006027L 01010101 00001111	DOTI	,ND,017		
121.	006030L 01010000 11111111	DOTI	,XR,0377	HAVE 1 1 1 1 X X X X (ONLY ONE "X" IS A 0)	
122.	006031L 01110101 11110101	DORR	TRNCTL,ND,TRNCTL	TO TURN OFF BIT FOR CHANNEL TRANSMITTING	
	006032L 01101111 11110101				
123.	006033L 11000100 11100100	MWAIT	,MEMPF6		
	006034L 11010111 00010001				
124.	006035L 00110001 00110110	LDRP	TRNDA,MDR	GET DATA & OUTPUT ITS FIRST BIT	
	006036L 01101111 11110100				

## DATAPoint CONFIDENTIAL INFORMATION - SEE PAGE 1

PAGE 13 PROC14/LIB:DRO.MLTI

MICRO-PROCESSOR MULTIPORT COMM SUPPORT - HJS - 07AUG82 15:52  
• INTERNAL MULTI-PORT ADAPTER RECEIVER/TRANSMITTER CHANNEL OPERATING CODE

125.  
 126. 006037L  
 127.  
 128. 006037L 01010001 00000001  
 129. 006040L 01110001 10110100  
 130. 006041L 00010111 10010010  
 131. 006042L 01101111 11110100  
 132. 006043L 00010111 10010010  
 133. 006044L 01010101 10000000  
 134. 006045L 11000010 11011000  
 135. 006046L 01110001 11110110  
 136. 006047L  
 137.  
 138.  
 139.  
 140.  
 141.  
 142.  
 143. 006047L 01010011 00110000  
 144. 006050L 01010000 00001111  
 006051L 01101111 11110011  
 145. 006052L 01110001 10110110  
 006053L 01010010 00010000  
 006054L 01101111 11110110  
 146. >006055L 01011001 11111111  
 >006056L 11000000 11111111  
 147. 006057L 01011001 11110011  
 148.  
 149.  
 150.  
 151.  
 152.  
 153.  
 154. 006060L 01110001 11110110  
 006061L 01101111 11110001  
 155. 006062L 01110001 11110101  
 156. 006063L 11000011 10111001  
 157.  
 158.  
 159.  
 160.  
 161.  
 162.  
 163.  
 164.  
 165.  
 166.  
 167. 006064L 01010001 11001001  
 006065L 11001111 11000010  
 167. 006066L 01010001 11000111  
 006067L 11001111 11000010  
 168. 006070L 01010001 10111001

\*  
 SENDTA  
 • 800            LDTI     I            SET LINK TO SHIFT IN 1  
                 LDTR     TRNDDA,CC    FOR THE TWO STOP BITS  
                 SHIFT    SR            SHIFT NEXT DATA BIT TO LINK  
                 LDRT    TRNDDA  
                 SHIFT    SR  
                 TSTIT   ,0200,,,TW    MARK OR SPACE?  
                 BRA      SENMARK,FZ   ON MARK: T-REG = 0200; ON SPACE: T = 0  
                 LDTR    TRNSEL      SEND A SPACE (ONE CHANNEL ONLY!)  
                 SENMARK                    SENDING A MARK (T MUST BE CORRECT, ZERO!)  
 \* \*RE-DO SO THAT:  
 • IF ANY "OTHER" CHANNEL IS AVAILABLE FOR TRANSMISSION, SWITCH  
 • TO IT BEFORE SENDING STOP BITS ON PRESENT CHANNEL.  
 • THIS WILL ENABLE HIGHER EFFECTIVE SPEED BY HIDING BOTH STOP BITS  
 • BEHIND ANOTHER CHANNELS DATA TRANSMISSION.  
 • 900            DOTI     ,OR,B5+B4    SET COMM ALIVE BITS  
                 DORI     TRNCHN,XR,017   SAVE CHANNEL BITS FOR NEXT INTERRUPT  
                 DORIR    TRNSEL,AC,1<4,TRNSEL,CC  
 146. >006055L 01011001 11111111            BRAX     SRVNXT.FC    CONTINUE TILL COUNTER OVERFLOWS  
 147. 006057L 01011001 11110011            BPGX    \$            REACHED THE END, DO THE NEXT  
\*  
 • SENEXT  
 • FIND NEXT FREE CHANNEL TO GET DATA FROM  
 • SEARCH IS DONE IN A ROUND ROBIN FASHION  
 • 400            LDRR     TEMP1,TRNSEL    SET STARTING TEST POINT  
 SENTRY          LDTR     TRNCTL            (SPEEDUP IF NOTHING TO DO)  
                 BRA      SENEND,TZ       YES, I HAVE NO BANANAS  
 • NOTE: IN THE FOLLOWING REPEATS THERE ARE ONLY "3" TOTAL NOT 4.  
 • THIS IS SO THAT THE TRAILING MARK OF A CHANNEL JUST COMPLETED  
 • CAN OVERLAP THE LEADING SPACE OF THE NEXT CHANNEL.  
 • WHY THREE? BECAUSE IT CAN NOT OVERLAP ITSELF!  
 • THIS WILL INSURE TWO FULL STOP BITS BEFORE THE START BIT OF  
 • THE SAME CHANNEL BEING FINISHED & SELECTED AS NEXT.  
 • TCOUNT MUST BE SET CORRECTLY TO DO THIS! \*\* NOT SO AT PRESENT \*\*  
 • 2\*1300+1300+600            RPT     (4-1)-1    4-1 PORTS IN ROUND ROBIN  
                 BRC      CHKNXT  
 167. 006064L 01010001 11001001            BRC      CHKNXT  
                 BRC      CHKNXT,,SENEND    LEAVE MARKING IF NO AVAILABLE DATA FOUND

## DATAPoint CONFIDENTIAL INFORMATION - SEE PAGE 1

PAGE 14 PROC14/LIB:DRO.MLTI

MICRO-PROCESSOR MULTIPORT COMM SUPPORT - HJS - 07AUG82 15:52  
 • INTERNAL MULTI-PORT ADAPTER RECEIVER/TRANSMITTER CHANNEL OPERATING CODE

169.	006071L 11001111 11000010					
170.	006072L 01010001 11001101	*	SENANY	BRS	CHKANY,,SENTRY	DO FOUR STEPS IF QUIET BEFOREHAND
	006073L 01101111 11110000					
	006074L 11001111 10111101					
171.		.	400+500			
172.		*				
173.	006075L		CHKNXT			
174.		.				
175.		.	CHECK IF CHANNEL AS SPECIFIED BY TEMP1 CONTAINS DATA TO BE OUTPUT			
176.		.				
177.	006075L 01101111 11110000		BAS	LINK		SAVE RETURN ADDRESS
178.	006076L 01110001 11110001		LDTR	TEMP1		
179.	006077L 00010111 10100010		SHIFT	SL		CHECK THE NEXT CHANNEL IN SEQUENCE
180.	006100L 01010101 00001110		DOTI	,ND,07<1		HIGH BITS SHIFT IN ZERO
181.	006101L 11000010 10111100		BRA	CHKCHN,FZ		
182.	006102L 01010001 00000001		CHKANY	LDTI	1<0	TRY CHANNEL 0 AFTER 3
183.	006103L 01101111 11110001		CHKCHN	LDRT	TEMP1	SAVE CHANNEL MARKER
184.	006104L 01110101 11110101			DOTR	,ND,TRNCTL	IS THERE DATA? (T = 0 FOR LAST BRC)
185.	006105L 11100011 00000000			BRR	LINK,TZ	NOT ON THIS ONE
186.	006106L 01101111 11110110		SENEND	LDRT	TRNSEL	SAVE SELECTED CHANNEL'S BIT MARKER
187.	006107L 01010011 00110000			DOTI	,OR,B5+B4	SET COMM ALIVE BITS
188.	006110L 01010000 00001111			DORI	TRNCHN,XR,017	SEND THE LEADING SPACE (OR MORE MARKS!)
	006111L 01101111 11110011					
189.	>006112L 01011001 11111111					
	>006113L 11001111 11111111					
190.			BRAX	SRVNXT		
191.		.				
192.		.	TRANSMITTER TIMINGS RESULTS:			
193.		.	NOTHING TO DO		1700	
194.		.	AVERAGE PER BIT		2200	
195.		.	FIRST BIT SPECIAL		5200	
		.	LAST BIT WORST CASE		7200	(SAME CHANNEL READY BUT NO OTHERS)

## DATAPoint CONFIDENTIAL INFORMATION - SEE PAGE 1

PAGE 15 PROC14/LIB:DRO.MLTI

MICRO-PROCESSOR MULTIPORT COMM SUPPORT - HJS - 07AUG82 15:52  
 • INTERNAL MULTI-PORT ADAPTER RECEIVER~~X~~ TRANSMITTER CHANNEL OPERATING CODE

196.  
197. 006114L

198.

199.

200.

201.

202.

203.

204.

205.

206.

207.

+  
COMMR:

• RECEIVER TIMINGS RESULTS:

•  $4*1450 + 300 + 4*3100 = 18500$  NSEC

• 4 CHANNELS TO BE EXAMINED

• 300 NS RETRUN TO SERVICE REQUEST CONTROL

• 4 CHANNELS WORST CASE (ALL FINISHED CHARACTER AT SAME TIME)

• AVERAGE CASE:  $4*(1450+300)+300$  ALL CHANNELS DOING BRRC DELAY COUNTING

006114L 01010001 10101001    *LDTR*  $\phi$  251 ✓ RECEIVE 0  
 006115L 01101111 11110000    *BAS LINK*  
 006116L 01010001 00000000    *LDTR*  $\phi$   
 006117L 01101111 11110010    *LDRT TEMP<sub>2</sub>*  
 006120L 00010001 10111100    *LDTR* *RCH $\phi$ D*,  $^3$ cc  
 006121L 01101111 10110001    *LDRT TEMP<sub>1</sub>, cc*  
 006122L 01010001 00000001    *LDTR*  $\phi$   
 006123L 00110101 00010111    *DOTP* *ND, AC4IN*  
 006124L 01010010 11111111    *DOTI* *AC,  $\phi$ 377*  
 006125L 11101111 00001000    *BRR* *ACH $\phi$ C*  
 006126L 01101111 11111000    *LDAT* *ACH $\phi$ C*  
 006127L 01110001 11110001    *LDAT* *TEMP<sub>2</sub>*  
 006130L 00000111 11111100    *LDAT* *RCH $\phi$ D*

RECEIVE CHANNEL 0  
*LINK*  $\phi$   
*TEMP<sub>2</sub>* 02  
*RCH $\phi$ D* 14  
*TEMP<sub>1</sub>* 1  
*RCH $\phi$ C*  $1\phi$   
*RCH1D* 13  
*RCH2C* 12

208. 006131L 01010001 10011100    *LDTR* 234 ✓ RECEIVE 1  
 006132L 01101111 11110000  
 006133L 01010001 00000001  
 006134L 01101111 11110010  
 006135L 01110001 10111011  
 006136L 01101111 10110001  
 006137L 01010001 00000010  
 006140L 00110101 00010111  
 006141L 01010010 11111111  
 006142L 11101111 00001010  
 006143L 01101111 11111010

RECEIVE CHANNEL 1

006144L 01110001 11110001  
 006145L 01101111 11111011

*LDRT RCH1D**DOTI 2**LDAT RCH $\phi$ C**LDAT RCH $\phi$ C**LDAT RCH $\phi$ D**LDAT RCH $\phi$ C*

## DATAPoint CONFIDENTIAL INFORMATION - SEE PAGE 1

PAGE 16 PROC14/LIB:DRO.MLTI

MICRO-PROCESSOR MULTIPORT COMM SUPPORT - HJS - 07AUG82 15:52  
• INTERNAL MULTI-PORT ADAPTER RECEIVER/TRANSMITTER CHANNEL OPERATING CODE

006165L 01010001 00000011				
006166L 01101111 11110010				
006167L 01110001 10111111				
006170L 01101111 10110001				
006171L 01010001 00001000				
006172L 00110101 00010111				
006173L 01010010 11111111				
006174L 11101111 00001110				
006175L 01101111 11111110				
006176L 01110001 11110001				
006177L 01101111 11111111				
211. >006200L 01011001 11111111	BRAX	SRVNXT	AND DONE!	No -1
>006201L 11001111 11111111				
212.				
213. 006202L	*			
214. 006202L 01010001 01111101	RCVMRK: 4DTI 0175 BRR C	LINK,TC,RCVMRK	** WAITING FOR START (SPACE)	
006203L 11100001 00000000	LINK,TC	JUST WAIT UNTIL SPACE ENDS		
215. 006204L 01010001 01111011	RCVSPC	LINK,FC,RCVSPC	JUST WAIT UNTIL SPACE RESTARTS	
006205L 11100000 00000000	BRR LINK, FC			
216.	.		THIS FORCES LEADING EDGE OF SPACE AS CONDITION FOR START BIT	
217.	.			
218.	.			
219.				
220. 006206L 01010001 01110111	RPT	DELTA/2	** DELAY TILL EARLY MID BIT WHILE SPACING	
006207L 11100001 00000000	1 BRAC	LINK,TC	NEXT STATE ONLY WHILE STILL SPACING	
220. 006210L 01010001 01110101	2 BRRC	LINK,TC	NEXT STATE ONLY WHILE STILL SPACING	
006211L 11100001 00000000		LINK,TC		
220. 006212L 01010001 01110011	3 BRRC	LINK,TC	NEXT STATE ONLY WHILE STILL SPACING	
006213L 11100001 00000000				
221. 006214L 01010001 01111101	✓ BRRC	LINK,FC,RCVMRK	IF MARK, THEN START OVER AGAIN	
006215L 11100000 00000000				
222.	.			
223.	.			
224. 006216L 01010001 10000000	LDRI	TEMP1,0200	INIT REG TO RECEIVE DATA	
006217L 01101111 11110001				
225.	.			
226.				
227. 006220L 01010001 01101101	RCVDATA	RPT	DELTA-1	WHEN 0200 BIT SHIFTS OUT, GOT ALL DATA
006221L 11101111 00000000	2 BRRC	LINK	DELAY TILL MID DATA BIT	
227. 006222L 01010001 01101011		1 BRRC	LINK	
006223L 11101111 00000000		2 BRRC	LINK	
227. 006224L 01010001 01101001		3 BRRC	LINK	
006225L 11101111 00000000		4 BRRC	LINK	
227. 006226L 01010001 01100111		5 BRRC	LINK	
006227L 11101111 00000000		6 BRRC	LINK	
227. 006230L 01010001 01100101				
006231L 11101111 00000000				
227. 006232L 01010001 01100011				
006233L 11101111 00000000				
227. 006234L 01010001 01100001				
006235L 11101111 00000000				
228.	.			

## DATAPPOINT CONFIDENTIAL INFORMATION - SEE PAGE 1

PAGE 17 PROC14/LIB:DRO.MLTI

MICRO-PROCESSOR MULTIPORT COMM SUPPORT - HJS - 07AUG82 15:52  
• INTERNAL MULTI-PORT ADAPTER RECEIVER/TRANSMITTER CHANNEL OPERATING CODE

229.			THE DELTA CYCLE TO MID DATA BIT	
230.				RECEIVED DATA (IN CARRY) PUT IN BIT 0
231.	006236L 01010001 00000001 006237L 01010010 00000000	DOTII	,AC,0,1	TC = SPACE = "0" → B0 = 0
232.				FC = MARK = "1" → B0 = 1
233.	006240L 01110001 10110001	LDTR	TEMP1,CC	GET OLD DATA & PUT NEW BIT INTO THE LINK
234.	006241L 00010111 10010010	SHIFT	SR,CC	SHIFT THE DATA IN (DONE BIT TO LINK?)
235.	006242L 01101111 11110001	LDRT	TEMP1	
236.	006243L 00010111 10010010	SHIFT	SR	GET THE END MARKER BIT (MAYBE?)
237.	006244L 01000010 10000000	TSTIT	AC,0200	SET CARRY IF REACHED THE END
238.	006245L 01010001 01101111 006246L 11100000 00000000	BRRC	LINK,FC,RCVDATA	NOT YET, KEEP GOING
239.				<i>(S) DELTA</i>
240.				
241.	006247L 01010001 01010110 006250L 11101111 00000000	RPT ⑥ BRRC	DELTA <i>M</i> LINK	** DELAY TILL MID STOP BIT (RECEIVER ACCEPTS 1 STOP BIT!)
241.	006251L 01010001 01010100 006252L 11101111 00000000	① BRRC	LINK	(RECEIVER ACCEPTS 1 STOP BIT!)
241.	006253L 01010001 01010010 006254L 11101111 00000000	② BRRC	LINK	(RECEIVER ACCEPTS 1 STOP BIT!)
241.	006255L 01010001 01010000 006256L 11101111 00000000	③ BRRC	LINK	(RECEIVER ACCEPTS 1 STOP BIT!)
241.	006257L 01010001 01001110 006260L 11101111 00000000	④ BRRC	LINK	(RECEIVER ACCEPTS 1 STOP BIT!)
241.	006261L 01010001 01001100 006262L 11101111 00000000	⑤ BRRC	LINK	(RECEIVER ACCEPTS 1 STOP BIT!)
241.	006263L 01010001 01001010 006264L 11101111 00000000	⑥ BRRC	LINK	(RECEIVER ACCEPTS 1 STOP BIT!)
242.				
243.				
244.				
245.	006265L 11.000100 0.1001010 006266L 11010111 00010001	2050	MWAIT ,MEMPF6	
246.	006267L 00110001 11011100 006270L 01010101 11111011	DOPIP	MODW,ND,-1-SWUSER,PSWI	
247.	006271L 00110111 00000100 006272L 01010001 11101111 006273L 00110111 11100000	LDPI	MAROH,SVCRCV>8 <i>167<sup>4</sup></i> LOAD ADDRESS OF DATA SAVE AREA <i>124</i>	SELECT BUFFER LOC. (CARRY HELD!)
248.	006274L 01010001 01010100 006275L 01110011 11110010 006276L 00110111 11000000	DOPRI	MAROL,OR,TEMP2,SVCRCV	
249.	006277L 01110001 11110001 006300L 00110111 00100001	LDPR	MDW,TEMP1	STORE DATA (TEMP1 FREE REG NOW!)
250.				
251.	006301L 01010001 00110100 006302L 01110010 10110010 006303L 01101111 11110010	<i>64</i> 66	LDTA DORR	RCVSTB TEMP2,AC,TEMP2,,HC SETUP FOR SHIFTS TO BIT POSITION BUT, DO NOT CHANGE CARRY!!
253.	006304L 01010001 00000001	LDTI	I<0	MARK = FC, ASSUMED DATA RECEIVED OK
254.	006305L 11000000 00111000	BRA	RCVBRK,FC	(CARRY MUST NOT BE DISTURBED TILL HERE)
255.	006306L 01010001 00010001	LDTI	(1<4)+(1<0)	SPACE = TC, DATA RECEIVED ERROR (BREAK?)
256.	006307L	RCVBRK		
257.		• 200-500		

## DATAPoint CONFIDENTIAL INFORMATION - SEE PAGE 1

PAGE 18 PROC14/LIB:DRO.MLTI

MICRO-PROCESSOR MULTIPORT COMM SUPPORT - HJS - 07AUG82 15:52  
• INTERNAL MULTI-PORT ADAPTER RECEIVER/TRANSMITTER CHANNEL OPERATING CODE

258.	006307L	11101111	00000010	BRR	TEMP2	NOW SHIFT BITS TO CORRECT POSITION
259.				RPT	4-1	
260.	006310L	00010111	10100010	SHIFT	SL	
260.	006311L	00010111	10100010	SHIFT	SL	
260.	006312L	00010111	10100010	SHIFT	SL	
261.	006313L			RCVSTB		FOR 0, IN CORRECT POSITION ALREADY
262.				• 700		
263.				IFNE	\$>8.COMMT>8	
265.				XIF		
266.	006313L	01110011	11110111	DORR	RCVCTL,OR,RCVCTL	SET STATUS BITS AS NEEDED
	006314L	01101111	11110111			
267.	006315L	11000100	00110010	MWAIT	,MEMPF6	
	006316L	11010111	00010001			
268.	006317L	01010001	01111101	BRRC	LINK,,RCVMRK	ANYWAY, FINISHED A CHARACTER SO START OVER
	006320L	11101111	00000000			

~~Noop~~~~Noop~~

PAD 2

for future bug patch

## DATAPoint CONFIDENTIAL INFORMATION - SEE PAGE 1

PAGE 19 PROC14/LIB:DRO.MLT1

MICRO-PROCESSOR MULTIPORT COMM SUPPORT - HJS -  
• USER INSTRUCTION INTERFACE

271.		*				
272.	006321L 01010101 00010000	IMAIN	DOTI	,ND,SWSTDT	WAS I IN STATUS OR DATA MODE?	
273.	006322L 11010010 11101011		BRA	IMARDTA,FZ	DATA INPUT	
274.	006323L 01101111 11110001		LDRT	TEMPI	INIT STATUS IS ZERO	
275.	006324L 01110001 11111001		TSTIR	,COMMNP\$+COMMNP\$,COMMODE		
	006325L 01000101 00110000					
276.	006326L 11000010 00000001		BRA	IMASCOM,FZ	TESTING NON-SELECTED/EXISTANT PORT	
277.	006327L 01110101 11000101		TSTRT	,TRNCTL		
278.	006330L 11000010 00100011		BRA	IMASB0,FZ		
279.	006331L 01010001 00000001		LDRI	TEMPI,B0	SET TRANSMITTER READY BIT	
	006332L 01101111 11110001					
280.	006333L 01110001 11111001		LDTR	COMMODE	RELOAD PORT SELECT BIT	
281.	006334L					
282.	006334L 01110101 11000111		TSTRT	,RCVCTL		
283.	006335L 11000011 00010110		BRA	IMASB1,TZ	RECEIVER NOT READY	
284.			RPT	4	GET TO ERROR BIT POSITIONS	
285.	006336L 00010111 10100010		SHIFT	SL		
285.	006337L 00010111 10100010		SHIFT	SL		
285.	006340L 00010111 10100010		SHIFT	SL		
285.	006341L 00010111 10100010		SHIFT	SL		
286.	006342L 01110101 11110111		DOTR	,ND,RCVCTL	SEE IF ERROR BIT SET	
287.	006343L 11000011 00011010		BRA	IMASB2,TZ		
288.	006344L 01010001 00000100		LDTI	B2	YES, INCLUDE IT IN BITS SET	
289.	006345L 01010011 00000010	IMASB2	DOTI	,OR,B1	COMBINE READY WITH (MAYBE) THE ERROR BIT	
290.	006346L 01110011 11110001		DORR	TEMPI,OR,TEMPI	SET RECEIVER & BREAK DETECTED BITS AS NEED	
	006347L 01101111 11110001					
291.	006350L 01110001 11111001		LDTR	COMMODE	RELOAD PORT SELECT BIT	
292.	006351L					
293.	006351L 01000101 00001100		TSTIT	,B3+B2	WHICH PORT IS THIS FOR?	
294.	006352L 11000010 00001010		BRA	IMASBP32,FZ	PORTS 3 & 2	
295.	006353L 01000101 00000010		TSTIT	,B1		
296.	006354L 11000010 00001110		BRA	IMASBP1,FZ		
297.						
298.	006355L 01010001 00010000		TSTPI	,MODIN,B4	PORT 0 DSR/CD/RD/CTS SET?	
	006356L 00110101 00010000					
299.	006357L 11000010 00000110		BRA	IMASBSTS,FZ	YES	
300.	006360L 11001111 00000101		BRA	IMASORZ	NO	
301.	006361L 01010001 01000000	IMASBP1	TSTPI	,MODIN,B6	PORT 1 DSR/CD/RD/CTS SET?	NOP in place
	006362L 00110101 00010000					
302.	006363L 11000010 00000110		BRA	IMASBSTS,FZ	YES	
303.	006364L 11001111 00000101		BRA	IMASORZ	NO	
304.	006365L 00010111 10100010	IMASBP32	SHIFT	SL		
305.	006366L 00010111 10100010		SHIFT	SL		
306.	006367L 00110101 00010111		TSTPT	,ACUIN	P: 3,2 DSR/CD/RD/CTS SET?	
307.	006370L 11000011 00000101		BRA	IMASORZ,TZ	NO	
308.						
309.	006371L 01010001 11101000	IMASBSTS	LDTI	IMASTS		
310.	006372L 01110011 11110001	IMASORZ	DOPR	IMPO,OR,TEMPI	RETURN THE GENERATED STATUS	
	006373L 00110111 10001111					
311.	>006374L 01011001 11111111		BRAX	FETCHI		
	>006375L 11001111 11111111					

## DATAPoint CONFIDENTIAL INFORMATION - SEE PAGE 1

PAGE 20 PROC14/LIB:DRO.MLTI

MICRO-PROCESSOR MULTIPORT COMM SUPPORT - HJS -  
• USER INSTRUCTION INTERFACE

312.		*					
313.	006376L 01010101 00100000	IMASCOM	DOTI	,ND,COMMNS	NO PORT SELECTED?		
314.	006377L 11000011 00000101		BRA	IMASORZ,TZ	NO, WAS TO NON-EXISTANT PORT		
315.	006400L 01010001 00001111		TSTRI	XR,TRNCTL,COMMPTS	ANY AVAIL. PORT WILL BECOME A 1		
	006401L 01110000 11000101						
316.	006402L 11010011 11111010		BRA	IMASCO,TZ	IF ANY TRANSMITTER AVAILABLE		
317.	006403L 01010001 00000001		LDRI	TEMP1,B0	SET TRANSMITTER READY BIT		
	006404L 01101111 11110001						
318.	006405L	IMASCO					
319.	006405L 01110001 11110111		LDTR	RCVCTL			
320.	006406L 11010011 11110010		BRA	IMASC1,TZ	NO RECEIVER IS READY		
321.	006407L 01010101 11110000		TSTIT	,0360,,,TW	SEE IF ANY ERROR BIT SET (ZERO T IF NO)		
322.	006410L 11010011 11110101		BRA	IMASC2,TZ			
323.	006411L 01010001 00000100	IMASC2	LDTI	B2	YES, INCLUDE IT IN BITS SET		
324.	006412L 01010011 00000010		DOTI	,OR,B1	COMBINE READY WITH (MAYBE) THE ERROR BIT		
325.	006413L 01110011 11110001		DORR	TEMP1,OR,TEMP1	SET RECEIVER & BREAK DETECTED BITS AS NEED		
	006414L 01101111 11110001						
326.	006415L	IMASC1					
327.	006415L 00110001 00010111		TSTIP	,B5+B4,ACUIN	PORT 3 OR 2 DSR/CD/RD/CTS SET?		
	006416L 01000101 00110000		BRA	IMASBSTS,FZ	YES		
328.	006417L 11000010 00000110		TSTIP	,B6+B4,MODIN,TW	PORT 1 OR 0 DSR/CD/RD/CTS SET?		
329.	006420L 00110001 00010000		BRA	IMASBSTS,FZ	YES		
	006421L 01010101 01010000		BRA	IMASORZ	NO		
330.	006422L 11000010 00000110	IMARDTA					
331.	006423L 11001111 00000101		LDPI	MAROH,SVCRCV>8	ACCESS RECEIVER DATA (BUFFERED)		
332.			TSTIR	,COMMPTS,COMMODE,CC,TW			
333.	006424L						
334.			BRA	IMRNXP,TZ	NOT A REAL PORT (SO ZERO)		
335.	006424L 01010001 11101111		LDTR	COMMODE			
	006425L 00110111 11100000		RPT	4	SELECT NECESSARY CONTROL BITS		
336.	006426L 01110001 10111001		SHIFT	SL			
	006427L 01010101 00001111		SHIFT	SL			
337.	006430L 11010011 11010000		SHIFT	SL			
338.	006431L 01110001 11111001		SHIFT	SL			
339.	006432L 01000101 00001100		BIT2ADR	SVCRCV-1			
	006433L 11010011 11011111						
	006434L 01010100 00000001						
	006435L 01000101 00001100						
	006436L 11010011 11011111						
	006437L 01010001 00000100						
	006440L 01010010 01010011						
	006441L 00110111 11000000						
340.	006442L 00110111 01000111	STB	SMR				
341.	006443L 01110001 11111001	LDTR	COMMODE				
342.		RPT	4				
343.	006444L 00010111 10100010	SHIFT	SL				
343.	006445L 00010111 10100010	SHIFT	SL				
343.	006446L 00010111 10100010	SHIFT	SL				
343.	006447L 00010111 10100010	SHIFT	SL				
344.	006450L 01110011 11111001	DOTR	,OR,COMMODE	THE RECEIVED & ERROR BITS			
345.	006451L 01010000 11111111	DOTI	,XR,0377				
346.	006452L 01110101 11110111	DORR	RCVCTL,ND,RCVCTL	CLEAR PREVIOUS STATUS			

## DATAPoint CONFIDENTIAL INFORMATION - SEE PAGE 1

PAGE 21 PROC14/LIB:DRO.MLTI

MICRO-PROCESSOR MULTIPORT COMM SUPPORT - HJS -  
• USER INSTRUCTION INTERFACE

006453L 01101111 11110111  
347. 006454L 11010100 11010011  
006455L 11010111 00010001  
348. 006456L 00110001 00110110  
349. 006457L 00110111 10001111  
350. >006460L 01011001 11111111  
>006461L 11001111 11111111  
351.

MWAIT ,MEMPF6  
IMRNXP LDTP MDR AND GET THE RECEIVED DATA  
LDPT IMPO  
BRAX FETCH  
\*

## DATAPoint CONFIDENTIAL INFORMATION - SEE PAGE 1

PAGE 22 PROC14/LIB:DRO.MLTI

MICRO-PROCESSOR MULTIPORT COMM SUPPORT - HJS -  
• INPUT OUTPUT OPERATIONS 07AUG82 15:52  
(IMA VERSION)

354.  
 355. 006462L  
 356.  
 357.  
 358.  
 359. • NOTE: INSTRUCTION FETCH TIME (APPROX. 2 MICRO-SEC.) INCLUDED IN COUNT FOR  
 360. TOTAL OF 5 MICRO-SEC. I/O TIMING OF THE INSTRUCTION.  
 361.  
 362.  
 363. 006462L 00110001 11011100 TSTIP ,SWUSER,PSWI  
 006463L 01000101 00000100  
 364. 006464L 11010010 00010011 BRA I VIOL6,FZ CONTINUE ONLY IF IN PRIVED MODE  
 365. 006465L 01000101 00001000 TSTIT ,SWIDEV  
 366. 006466L 11000010 00101110 BRA IMAIN,FZ  
 367. 006467L 00110001 00010100 INPUTX LDPP SINS,INBUS,IMPO GET INPUT DATA AND FAST ACKNOWLEDGE  
 006470L 00110111 00101011  
 006471L 00110111 10001111  
 368. 006472L 00110001 00110001 INPWI TSTIP ,STIODR,STATUS  
 006473L 01000101 00000010  
 369. 006474L 11010011 11000101 FTCHIO BRA INPWI,TZ WAIT FOR ACK. TO MAKE ITSELF KNOWN  
 370. >006475L 01011001 11111111 BRAX FETCHW 'W' BECAUSE I/O DELAY TIMING NEEDS IT  
 >006476L 11001111 11111111  
 371.  
 372.  
 373. 006477L  
 374.  
 375.  
 376.  
 377. • NOTE: INSTRUCTION FETCH TIME (APPROX. 2 MICRO-SEC.) INCLUDED IN COUNT FOR  
 378. TOTAL OF 5 MICRO-SEC. I/O TIMING OF THE INSTRUCTION.  
 379.  
 380.  
 381. 006477L 00110001 11011100 TSTIP ,SWUSER,PSWI  
 006500L 01000101 00000100  
 382. 006501L 11010010 00010011 BRA I VIOL6,FZ DON'T CONTINUE UNLESS PRIVED  
 383. 006502L 01000101 00001000 TSTIT ,SWIDEV  
 384. 006503L 11010010 10111000 BRA PINERR,FZ PIN'S GIVE PARITY FAULT ON 9462  
 385. 006504L 00110001 00110001 TSTIT ,STPFIN,STATUS  
 006505L 01000101 00000100  
 386. 006506L 11010011 11001000 PINERR BRA INPUTX,TZ NO PARITY FAULT, CONTINUE REGULAR INPUT  
 387. 006507L 01010001 00000110 LDTI SVINP USE PARITY INPUT ERROR VECTOR  
 388. >006510L 01011001 11111111 BRAX SCLSTW AND CALL SUPERVISOR ERROR ROUTINE  
 >006511L 11001111 11111111  
 389. • PC CORRECT OR BACK UP IF IMP NON-ZERO

## DATAPoint CONFIDENTIAL INFORMATION - SEE PAGE 1

PAGE 23 PROC14/LIB:DRO.MLTI

MICRO-PROCESSOR MULTIPORT COMM SUPPORT - HJS -  
• INPUT OUTPUT OPERATIONS (IMA VERSION) 07AUG82 15:52

390.  
 391. 006512L  
 392.  
 393. . 9.40 ( 121) EX ADR SELECT DEVICE (AND PUT IN STATUS MODE)  
 394. . 9.40 (IMP 121) EX ADR (SEXADR) <- OUTBUS <- (R)  
 395.  
 396. 006512L 00110001 11011111 LDPP OTBUS,IMPI,SIOD OUTPUT DATA AND START FIRST DELAY  
 006513L 00110111 00100000  
 006514L 00110111 00101100  
 397. 006515L 01010001 10101010 DLDPI MARO,SEXADR  
 006516L 00110111 11000000  
 006517L 01010001 11101111  
 006520L 00110111 11100000  
 398. 006521L 00110001 11011100 TSTIP ,SWUSER,PSWI SHOULD I HAVE DONE THAT?  
 006522L 01000101 00000100  
 399. 006523L 11010010 00010011 BRA IVIOL6,FZ  
 400. 006524L 01010101 11100111 DOPI PSWO,ND,-1-SWSTD-T-SWIDEV MARK IN STATUS & NON-IMA MODES  
 006525L 00110111 10001100  
 401. 006526L 00110001 11011111 LDPP MDW,IMPI OUTPUT ADDRESS TO ITS SAVE AREA  
 006527L 00110111 00100001  
 402. 006530L 01000000 01101001 TSTIT XR,IMAADR DID WE ADDRESS THE IMA?  
 403. 006531L 11010010 00100011 BRA OUTWO,FZ  
 404. 006532L 01010001 00100000 LDRI COMMODE,COMMNPSET ADDRESSED BUT NO PORT SELECTED  
 006533L 01101111 11111001  
 405.  
 406.  
 407.  
 408. 006534L 00010001 11111011 TSTIR ,B7,TRNFCN TURNED ON FIRST TIME?  
 006535L 01000101 10000000  
 409. 006536L 11010010 10011011 BRA EXADML,FZ YES, JUST ANOTHER SELECT  
 410. 006537L 01010001 10000000 LDRI TRNFCN,B7 YES, REMEMBER IT  
 006540L 00000111 11111011  
 411. 006541L 01010001 00111111 LDPI ACUOT,077 MP IS NOW ON, LINE LEFT MARKING  
 006542L 00110111 00100100  
 412. 006543L 01101111 11110011 EXADML LDRT TRNCHN REMEMBER AS FIRST INTERRUPTS ARRIVE  
 413. 006544L 01010001 00001000 LDTI SWDEV  
 414. 006545L 11011111 10000101 BRA PSWOR  
 415.  
 416. 006546L \* EXSTAT:  
 417. . 9.05 ( 123) EX STATUS PUT IN STATUS MODE  
 418. . 9.05 (IMP 123) EX STATUS OUTBUS <- (R)  
 419.  
 420. 006546L 00110001 11011111 LDPP OTBUS,IMPI,SIOD OUTPUT DATA AND START FIRST DELAY  
 006547L 00110111 00100000  
 006550L 00110111 00101100  
 421. 006551L 00110001 11011100 TSTIP ,SWUSER,PSWI SHOULD I HAVE DONE THAT?  
 006552L 01000101 00000100  
 422. 006553L 11010010 00010011 BRA IVIOL6,FZ  
 423. 006554L 01010001 11101111 LDTI -1-SWSTD-T MARK IN STATUS MODE  
 424. 006555L 00110101 11011100 DOPP PSWO,ND,PSWI CLEAR TO CORRECT MODE  
 006556L 00110111 10001100  
 425. 006557L 01000101 00001000 TSTIT ,SWIDEV

## DATAPoint CONFIDENTIAL INFORMATION - SEE PAGE 1

PAGE 24 PROC14/LIB:DRO.MLTI

MICRO-PROCESSOR MULTIPORT COMM SUPPORT - HJS -  
• INPUT OUTPUT OPERATIONS (IMA VERSION) 07AUG82 15:52

426.	006560L	11010011	00100011	BRA	OUTWO,TZ		
427.	>006561L	01011001	11111111	BRAX	FETCHI		
428.					*		
429.	006563L	EXDATA:					
430.	.	9.05	( 125)	EX DATA	PUT IN DATA MODE		
431.	.	9.05	(IMP 125)	EX DATA	OUTBUS <- (R)		
432.					LDPP	OTBUS,IMPI,SIOD	OUTPUT DATA AND START FIRST DELAY
433.	006563L	00110001	11011111	TSTIP	,SWUSER,PSWI	SHOULD I HAVE DONE THAT?	
	006564L	00110111	00100000	BRA	I VIOL6,FZ		
	006565L	00110111	00101100	LDTI	SWSTD	MARK IN DATA MODE	
434.	006566L	00110001	11011100	PSWOR	DO PP	SET CORRECT MODE STATE	
	006567L	01000101	00000100		PSWO,OK,PSWI		
435.	006570L	11010010	00010011	TSTIT	,SWIDEV		
436.	006571L	01010001	00010000	BRA	OUTWO,TZ		
437.	006572L	00110011	11011100	BRAX	FETCHW	(FETCHW FOR EX ADR)	
	006573L	00110111	10001100				
438.	006574L	01000101	00001000				
439.	006575L	11010011	00100011				
440.	>006576L	01011001	11111111				
	>006577L	11001111	11111111				

## DATAPoint CONFIDENTIAL INFORMATION - SEE PAGE 1

PAGE 25 PROC14/LIB:DRO.MLTI

MICRO-PROCESSOR MULTIPORT COMM SUPPORT - HJS -  
• INPUT OUTPUT OPERATIONS (IMA VERSION) 07AUG82 15:52

441.  
 442. 006600L  
 443.  
 444.  
 445.  
 446. 006600L  
 447.  
 448.  
 449.  
 450. 006600L 00110001 110.11111  
       006601L 00110111 00100000  
       006602L 00110111 00101100  
 451. 006603L 00110001 110.111100  
       006604L 01000101 00000100  
 452. 006605L 11010010 00010011  
 453. 006606L 01000101 00001000  
 454. 006607L 11010011 00100011  
 455. 006610L 01110001 10111001  
       006611L 01000101 00001111  
 456. 006612L 11010011 11000010  
 457. 006613L 01000101 00001100  
       006614L 11010011 01101110  
       006615L 01010100 00000001  
       006616L 01000101 00001100  
       006617L 11010011 01101110  
       006620L 01010001 00000100  
       006621L 01010010 01010111  
       006622L 00110111 11000000  
 458. 006623L 01010001 11101111  
       006624L 00110111 11100000  
 459. 006625L 00110001 11011111  
       006626L 00110111 00100001  
 460. 006627L 01110001 11111001  
       006630L 01110011 11110101  
       006631L 01101111 11110101  
 461. >006632L 01011001 11111111  
     >006633L 11001111 11111111  
 462.  
 463. 006634L  
 464.  
 465.  
 466.  
 467. 006634L 00110001 110.11111  
       006635L 00110111 00100000  
       006636L 00110111 00101100  
 468. 006637L 00110001 110111100  
       006640L 01000101 00000100  
 469. 006641L 11010010 00010011  
 470. 006642L 01000101 00001000  
 471. 006643L 11010011 00100011  
 472. 006644L 00010111 10110010  
 473. 006645L 00110001 11011111

+

**OUTPUT:**  
 • 9.05 (lxy: x=2,3: y ODD)  
 • 9.05 (IMP lxy) EXr COM EX COM OUTPUT TO 5500 BUS  
 OUTBUS <- (R)

**EXWRITE:**  
 • ( 127) EX WRITE WRITE DATA TO THE DEVICE  
 • (IMP 127) EXr WRITE

**LDPP OTBUS,IMPI,SIOD** OUTPUT DATA AND START ZEROTH DELAY

**TSTIP ,SWUSER,PSWI**

**BRA IVIOL6,FZ** ONLY CONTINUE IF PRIVED

**TSTIT ,SWIDEV**

**BRA OUTWO,TZ** NOT SPECIAL, DO NORMAL I/O

**EXMOUT: TSTIR ,COMMPTS,COMMODE,CC**

**BRA FTCHIO,TZ** DO NOTHING FOR PORTS 4-7 (NON-EXISTANT)

**BIT2ADR SVCTRN-1** POINT TO TRANSMITTER BUFFER POSITION

**LDPI MAROH,SVCTRN>8**

**LDPP MDW,IMPI** OUTPUT NEW DATA BYTE TO BE TRANSMITTED

**DORRR TRNCTL,OR,TRNCTL,COMMODE** SET THE BIT THAT DATA AVAILABLE

**BRAX FETCHW**

**EXCOM3:**  
 • ( 135) EX COM3 DO CONTROL STROBE 3  
 • (IMP 135) EXr COM3

**LDPP OTBUS,IMPI,SIOD** OUTPUT DATA AND START ZEROTH DELAY

**TSTIP ,SWUSER,PSWI**

**BRA IVIOL6,FZ** ONLY CONTINUE IF PRIVED

**TSTIT ,SWIDEV**

**BRA OUTWO,TZ** NOT SPECIAL, DO NORMAL I/O

**CCLR**

**DOTIP ,ND,07,IMPI** SELECT LOWER 3 BITS

## DATAPoint CONFIDENTIAL INFORMATION - SEE PAGE 1

PAGE 26 PROC14/LIB:DRO.MLTI

MICRO-PROCESSOR MULTIPORT COMM SUPPORT - HJS -  
• INPUT OUTPUT OPERATIONS (IMA VERSION) 07AUG82 15:52

474.	006646L 01010101 00000111		DORA	LINK,AC,EXC3B	
	006647L 01010010 01001101				
	006650L 01101111 11110000				
475.	006651L 01010001 00000001	LDTI	I	SHIFT BIT INTO POSITION	
476.	006652L 11101111 00000000	BRR	LINK		
477.	006653L 11001110 11111111	NOOP		SET BIT 4	
478.	006654L 11001110 11111111	NOOP		SET BIT 4 (COMMNP BIT)	
479.	006655L 11001110 11111111	NOOP		SET BIT 4	
480.	006656L 00010111 10100010	SHIFT	SL	SET BIT 4	
481.	006657L 00010111 10100010	SHIFT	SL	SET BIT 3	
482.	006660L 00010111 10100010	SHIFT	SL	SET BIT 2 (CIRCULAR SHIFT)	
483.	006661L 00010111 10100010	SHIFT	SL	SET BIT 1	
484.	006662L 01101111 11111001	EXC3B	LDRT	COMMODE	STORE BIT IN CORRECT POSITION
485.	>006663L 01011001 11111111		BRAX	FETCH	
	>006664L 11001111 11111111				
486.		*			
487.	006665L	EXCOM1:			
488.	.	.	( 131)	EX COM1	DO CONTROL STROBE 1
489.	.	.	(IMP 131)	EXr COM1	
490.					
491.	006665L 00110001 11011111	LDPP	OTBUS,IMPI,SIOD	OUTPUT DATA AND START ZEROTH DELAY	
	006666L 00110111 00100000				
	006667L 00110111 00101100				
492.	006670L 00110001 11011100	TSTIP	,SWUSER,PSWI		
	006671L 01000101 00000100				
493.	006672L 11010010 00010011	BRA	I VIOL6,FZ	ONLY CONTINUE IF PRIVED	
494.	006673L 01000101 00001000	TSTIT	,SWIDEV		
495.	006674L 11010011 00100011	BRA	OUTWO,TZ	DO NORMAL I/O	
496.	006675L 01110001 11111001	TSTIR	,COMMPTS,COMMODE		
	006676L 01000101 00001111				
497.	006677L 11010011 11000010	BRA	FTCHIO,TZ	DO NOTHING UNLESS PORTS 0..3 SELECTED	
498.	006700L 01010001 00110011	BAL	LINK,EXC1MCLR	ASSUME DTR NOT SET	
	006701L 01101111 11110000				
499.	006702L 00110001 11011111	TSTIP	,B4,IMPI	WAS THAT BIT SET?	
	006703L 01000101 00010000				
500.	006704L 11010011 00111000	BRA	EXC1CHN,TZ	NO, WASN'T	
501.	006705L 01010001 00110000	BAL	LINK,EXC1MSET	YES, IT WAS	
	006706L 01101111 11110000				
502.		.			
503.	006707L 01110001 11111001	EXC1CHN	TSTIR	,B2,COMMODE	CONVERT CHANNEL NO. TO BIT POSITION
	006710L 01000101 00000100				
504.	006711L 11010011 00110100	BRA	EXC1INT2,TZ	NOT CHANNEL 2 (ITS POSITION IS OK)	
505.	006712L 01010001 00010000	LDTI	B4	CH. 2'S BIT IN SPECIAL POSITION	
506.	006713L 11101111 00000000	EXC1INT2	BRR	NOW, SET OR CLEAR THAT BIT	
507.		.			
508.	006714L 01010000 11111111	EXC1MCLR	DOTI	,XR,0377	CLEAR, INVERT BITS
509.	006715L 00010101 11111011		DOTR	,ND,TRNFCN	SO CAN 'AND' THE BIT OUT
510.	006716L 11011111 00101111		BRA	EXC1MDO	SHOW THE RESULTS
511.		.			
512.	006717L 00010011 11111011	EXC1MSET	DOTR	,OR,TRNFCN	SET, SO SET THE BIT
513.	006720L 00000111 11111011	EXC1MDO	LDRT	TRNFCN	REMEMBER THE NEW STATE
514.	006721L 00110111 00100101		LDPT	SDLCMD	SHOW IT TO THE WORLD

## DATAPPOINT CONFIDENTIAL INFORMATION - SEE PAGE 1

PAGE 27 PROC14/LIB:DRO.MLTI

MICRO-PROCESSOR MULTIPORT COMM SUPPORT - HJS -  
• INPUT OUTPUT OPERATIONS (IMA VERSION) 07AUG82 15:52

515. >006722L 01011001 11111111		BRAX	FETCH	AND DONE
>006723L 11001111 11111111				
516.	*			
517. 006724L		EXCOM2:		
518.		• ( 133)	EX COM2	DO CONTROL STROBE 2
519.		• (IMP 133)	EXr COM2	
520. 006724L		EXCOM4:		
521.		• ( 137)	EX COM4	DO CONTROL STROBE 4
522.		• (IMP 137)	EXr COM4	
523.				
524. 006724L 00110001 11011111		LDPP	OTBUS,IMPI,SIOD	OUTPUT DATA AND START ZEROTH DELAY
006725L 00110111 00100000				
006726L 00110111 00101100				
525. 006727L 00110001 11011100		TSTIP	,SWUSER,PSWI	
006730L 01000101 00000100				
526. 006731L 11010010 00010011		BRA	I VIOL6,FZ	ONLY CONTINUE IF PRIVED
527. 006732L 01000101 00001000		TSTIT	,SWIDEV	
528. 006733L 11010010 11000010		BRA	FTCHIO,FZ	
529. 006734L 00110001 00110001	OUTWO	TSTIP	,STIODR,STATUS	** DO NOTHING WHERE NOTHING TO DO **
006735L 01000101 00000010				
530. 006736L 11010011 00100011		BRA	OUTWO,TZ	DELAY 0 WAITING FOR DATA TO REACH DEVICE
531. 006737L 00110111 00101111		STB	SOTS	GIVE COMMAND
532. 006740L 00110001 00110001	OUTWI	TSTIP	,STIODR,STATUS	
006741L 01000101 00000010				
533. 006742L 11010011 00011111		BRA	OUTWI,TZ	DELAY 1 WAITING FOR COMMAND TO GET THERE
534. 006743L 00110111 00101100		STB	SIOD	EXTEND THE COMMAND DELAY FOR FINAL STEP
535. 006744L 00110001 00110001	OUTW2	TSTIP	,STIODR,STATUS	
006745L 01000101 00000010				
536. 006746L 11010011 00011011		BRA	OUTW2,TZ	DELAY 2 WAITING FOR PARITY TO RETURN
537. 006747L 01000101 000001000		TSTIT	,STPF0U	WAS THERE AN OUTPUT PARITY FAULT?
538. 006750L 11010011 11000010		BRA	FTCHIO,TZ	NO!
539. 006751L 01010001 00001100		LDTI	SVOUTP	YES, TELL SUPERVISOR THAT THERE WAS
540. >006752L 01011001 11111111		BRAX	SCLSTW	
>006753L 11001111 11111111				
541.	*			
542. >006754L 01011001 11111111	I VIOL6	BRAX	I VIOL6\$	
>006755L 11001111 11111111				
543. >006756L 01011001 11111111	MEMPF6	BRAX	MEMPF6\$	
>006757L 11001111 11111111				
544.				
545.				
546. 006760L 11111111 11111111	CDOXLEN	LIST	-G	
		TABPAGE	CDOXL	
		LIST	G	
		EQU	S-CDOXP	"X"'S WERE "R"'S
548. 001000		USE	CDOXL	
549. 006000		SKIP	CDOXLEN	
550. 006000		END		
551.				

\*\*\* ERRORS: D

*IMA SLP1*      TSTPI ,IMODIN, FZ,  
*YAA*      IMA DSTS, FZ  
*YAA*      IMA SRZ

## DATAPoint CONFIDENTIAL INFORMATION - SEE PAGE 1

PAGE 28 PROC14/LIB:DRO.MLTI

MICRO-PROCESSOR MULTIPORT COMM SUPPORT - HJS -  
SATURDAY, AUGUST 7, 1982 -- 3:52:37 PM

07AUG82 15:52

	AC	115	145	207	208	209	210	231	237	252	339	457	474
010017	ACCTL	*56:I											
010015	ACD	*53:I											
010017	ACPH	*55:I	56:I										
010016	ACPL	*54:I											
	ACUIN	207	208	209	210	306	327						
	ACUOT	411											
010014	APFRK	*47:I											
010013	APFRP	*46:I											
010016	APFTK	*49:I											
010015	APFTP	*48:I											
	B0	51	279	317									
	B1	51	289	295	324								
	B2	51	288	293	323	503							
	B3	51	71	293									
	B4	50	143	187	298	327	329	499	505				
	B5	49	71	143	187	327							
	B6	71	301	329									
	B7	71	408	410									
006014	BITOK (M)	*115	115										
006440	BITOK (M)	*339	339										
006621	BITOK (M)	*457	457										
020006	BR	*21:I											
000100	CAP5510	*121:I	125:I										
000102	CAPABILI	*125:I											
000000	CAPAPP	*118:I	125:I										
000000	CAPBLUE	*117:I	125:I										
000000	CAPCOM	*122:I	125:I										
000000	CAPDMPIO	*119:I	125:I										
000002	CAPIMA	*116:I	125:I										
000000	CAPIVS	*135:I	*20:A										
000000	CAPMICR	*115:I	125:I										
000000	CAPRIM	*120:I	125:I										
	CC	107	119	129	130	132	145	179	207	208	209	210	233
		234	236	260	285	304	305	336	343	455	472	480	481
		482	483										
007000	CDOR	*133:I											
006000	CDOX	*132:I	99										
006000	CDOXL	*101	103	546									
001000	CDOXLEN	*548	550										
006000	CDOXP	*103	548										
	CF	119	122	124	131	135	144	145	154	155	170	177	178
		183	184	186	188	207	208	209	210	224	235	248	249
		252	266	274	275	277	279	280	282	286	290	291	310
		315	317	319	325	338	341	344	346	404	408	410	412
		460	474	484	496	498	501	503	509	512	513		
006102	CHKANY	*182	170										
006103	CHKCHN	*183	181										
006075	CHKNXT	*173	167	168									
000040	COMMNPSP	*49	275	313	404								
000020	COMMNXP	*50	275										
030011	COMMODE	*75:I	275	280	291	336	338	341	344	404	455	460	484

DATAPPOINT CONFIDENTIAL INFORMATION - SEE PAGE 1

PAGE 29 PROC14/LIB:DRO.MLTI

MICRO-PROCESSOR MULTIPORT COMM SUPPORT - HJS -  
SATURDAY, AUGUST 7, 1982 -- 3:52:37 PM

07AUG82 15:52

DATAPoint CONFIDENTIAL INFORMATION - SEE PAGE 1

PAGE 30 PROC14/LIB:DRO.MLTI

MICRO-PROCESSOR MULTIPORT COMM SUPPORT - HJS - 07AUG82 15:52  
SATURDAY, AUGUST 7, 1982 -- 3:52:37 PM

## DATAPoint CONFIDENTIAL INFORMATION - SEE PAGE 1

PAGE 31 PROC14/LIB:DR0.MLTI

MICRO-PROCESSOR MULTIPORT COMM SUPPORT - HJS -  
SATURDAY, AUGUST 7, 1982 -- 3:52:37 PM

07AUG82 15:52

030017	RCH3D	*99:I	210								
006175	RCH3END	*210	210								
030006	RCRCH	*72:I									
030007	RCRCL	*73:I									
006307	RCVBRK	*256	254								
030007	RCVCTL	*91:I	266	282	286	319	346				
006220	RCVDATA	*226	238								
006202	RCVMRK	*213	214	221	268						
006204	RCVSPC	*215	215								
006313	RCVSTB	*261	251								
030005	RDATA	*71:I									
000014	REV	*2:I									
030004	RPNTR	*70:I									
030003	RSTAT	*69:I									
	SB	115	339	457							
010002	SCANSV	*29:I									
	SCLSTW	388	540								
	SDLCMD	514									
006072	SENANY	*170	108								
006037	SENDTA	*126	110								
006106	SENEND	*186	156	168							
006047	SENMARK	*136	134								
006062	SENTRY	*155	170								
	SEXADR	397									
	SINS	367									
	SIOD	396	420	433	450	467	491	524	534		
	SL	179	260	285	304	305	343	480	481	482	483
	SMR	118	340								
	SOTS	531									
	SR	130	132	234	236						
	SRVNXT	146	189	211							
	STATUS	368	385	529	532	535					
	STIODR	368	529	532	535						
	STPFIN	385									
	STPFOU	537									
	SVCRCV	247	248	335	339						
	SVCTRN	115	116	457	458						
	SVINP	387									
	SVOUTP	539									
	SWIDEV	365	383	400	413	425	438	453	470	494	527
	SWSTD	272	400	423	436						
	SWUSER	117	246	363	381	398	421	434	451	468	492
000140	TCOUNT	*31	119								525
030001	TEMP1	*62:I	64:I	154	178	183	207	208	209	210	224
		249	274	279	290	310	317	325			235
030002	TEMP2	*63:I	65:I	207	208	209	210	248	252	258	
030001	TEMPH	*64:I									
030002	TEML	*65:I									
030003	TRNCHN	*87:I	144	188	412						
030005	TRNCTL	*89:I	122	155	184	277	315	460			
030004	TRNDTA	*88:I	124	129	131						
010013	TRNFNCN	*36:I	408	410	509	512	513				

DATAPoint CONFIDENTIAL INFORMATION - SEE PAGE 1

PAGE 32 PROC14/LIB:DRO.MLTI

MICRO-PROCESSOR MULTIPORT COMM SUPPORT - HJS -  
SATURDAY, AUGUST 7, 1982 -- 3:52:37 PM

07AUG82 15:52

030006	TRNSEL	*90:I	107	119	135	145	154	186
000004	TYPE	*4:I						
030012	URPNTR	*76:I						
030010	UXPNTR	*74:I						
000002	VER	*1:I						
030016	XCRCH	*80:I						
030017	XCRL	*81:I						
030015	XDATA	*79:I						
030014	XPNTR	*78:I						
030013	XSTAT	*77:I						